Replacing the wire bonds with Through Silicon Vias (TSVs) in the interposers with capacitors provide the shortest electrical path between devices and the decoupling capacitors. TSVs with their very low inductance will enable higher electrical performance when integrated with embedded thin film capacitors.
ALLVIA has conducted studies of various capacitors on silicon interposers. The data presented in this paper shows that after 1000 thermal cycles planar capacitors on silicon result in stable, reliable devices operating at higher frequencies than discrete devices.
The Case for Silicon Interposers -2.5D Packaging
The increasing demand to exchange massive volumes of electronic data has caused chip speed capabilities to outstrip chip package capabilities at a rate greater than ever experienced by the electronics industry. For years the semiconductor packaging industry has explored the use of multi-chip approaches to provide alternative packaging solutions for these needs. However, the higher cost and lower yields of these approaches, especially for the mature horizontally mounted multi-chip, or MCM of the early 1990s proved to be unacceptable for large volume needs. Now the industry is exploring vertical methods for creating multi-chip modules and a chip-tochip interconnection method enabling higher performance interconnection that promises to transcend the issues that stunted MCMs. Silicon Interposers provide an economical and higher I/O density platform than resin substrates to hold and interconnect an array of chips. Chips can be mounted either vertically or in a combination of horizontally and vertically (shown in Figure 1 ). In addition to providing electrical interconnection and mechanical support the interposer with TSVs can also provide heat transfer. Using conventional redistribution metal layers (RDL) an interposer enables the finer pitch interconnections of the IC chips to be fanned out, or interposed to larger pitches for economical assembly to a traditional IC package substrate, such as a BGA.
Unlike wire bonds and large solder balls, newer interconnect methods, such as micro bumps or copper pillars, can be mounted to interposers using assembly processes that enable rework and repair if needed.
The importance of Capacitor positioning to achieve electrical performance
Optimum capacitor position is essential to achieve adequate chip protection from signal Using any of the available modeling tools, a designer would quickly conclude that separating a decoupling capacitor from the chip by any length of trace and vias will add detrimental inductance and lower the effectiveness of the capacitor.
Optimum placement of the capacitors needs to minimize inductance and resistance. The benefit of adding capacitors to the interposer is to minimize the effects of trace and via self-inductance.
The merits of thick and thin film capacitors on Interposers
Fabricating planar plate capacitors on silicon interposers is a fairly straightforward process. Thick film dielectrics generally offer lower cost, higher breakdown voltages, and lower leakage currents than thin film. However, thin films offer higher capacitance per unit area.
ALLVIA offers both thick and thin film dielectric choices.
Using TSV interconnections to achieve optimum performance
Thin film capacitors without TSVs have been used previously. However, with the inductance of the interconnecting wire bonds and RDL layers being high, the benefits of thin film capacitors have not been fully realized. TSV interposers with embedded capacitors provide the shortest electrical path between devices and power supply decoupling capacitors. TSVs with their very low inductance enable higher electrical performance when integrated with embedded thin film capacitors.
ByPass Capacitor Comparison
Bypass capacitors tend to require large capacitance values. Figure 4 shows the comparison of 15 nFd capacitors -one being a 0402 sized, XR7 grade ceramic chip capacitor and the other a thin film planar capacitor on a silicon substrate.
The physical area of the capacitors is very close -1000um x 500um for the 0402 chip and 950 x 950 um for the planar thin film capacitor. The height of the thin film cap is substantially less than the thick film cap.
As shown in figure 4 the thick film chip cap has an SR ≈ 55 MHz and the planar thin film cap has a significantly higher SR ≈ 175 MHz.
Much of this increase in SR can be attributed to the reduction in capacitor inductance. 
Test and Reliability Results

Testing of Interposers and Capacitors on Interposers includes standard electrical tests of
capacitance and resistance at low frequencies and capacitance tests at high frequency. For all reliability tests there is a 0 time pre-screening done on the samples to be tested. Readouts are done at 250 cycles, 500 cycles, 750 cycles, and 1000 cycles. Below and graphed in Figure 6 are the results of a sample of 0.304 nfd and 14.8 nfd capacitors tested over a range of 1 MHz to 6 GHz. The SR point is approximately 1.4 GHz and 175 Mhz respectively.
-Measurements done from 1Mhz to 6 Ghz at the wafer level -Both thick dielectric and high capacitance capacitors measured.
-25 devices measured on each wafer.
-Thick film capacitor: C1 = 0.304 nfd, L=39 pfd, R= 44 mOhms*, Fr = 1.4Ghz.
-Thin film (high capacitance) capacitor: C2= 14.8 nfd, L=66 pfd, R= 104 mOhms*, Fr= 175 Mhz.
*The resistance (or ESR) for the devices was extrapolated from the data measurements.
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Summary
Silicon interposers with both embedded capacitors and through silicon vias for interconnection offer chip designers a new means to achieve high speed and high frequency performance. 
